Abstract-Multiproject chip implementation has been used in teaching analog MOS circuit design. After having worked with computer simulation and layout aids in homework problems, students designed novel circuits including several high-performance op amps, an A/D converter, a switched capacitor filter, a 1 K dynamic RAM, and a variety of less conventional MOS circuits such as a V/I converter, an ac/dc converter, an AM radio receiver, a digitally controlled analog signal processor, and on-chip circuitry for measuring transistor capacitances. These circuits were laid out as part of an NMOS multiproject chip. Several of the designs exhibit a considerable degree of innovation; results show that some may be pushing the state of the art. Several designs are of interest to digital designers; in fact, the course has provided knowledge and technique needed for detailed digital circuit design at the gate level.
I. INTRODUCTION URING the last few years, the development of MOS IC design has advanced in two fronts. On one hand, improvements in fabrication have made possible the implementation of LSI and VLSI digital systems. On the other hand, the introduction of analog MOS circuit techniques has made possible single chip integration of high-performance analog and analog/digital circuits [ 1] such as A/D and D/A converters, PCM encoders and decoders, and a variety of other telecommunication systems, switched capacitor filters, microcomputers with analog interfaces, several special-purpose signal processors, and high-performance operational amplifiers.
Courses and research projects in digital LSI and VLSI have been initiated in many universities. A particularly successful teaching and research vehicle is the incorporation of a number of diverse design projects on a single chip. This economical and speedy realization of new circuits and the associated design methodology have come to be called the "multiproject chip" approach [2] , [3] . This approach has proven its value in the classroom by allowing students to be exposed to all aspects of integrated circuit design, layout, and experimental evaluation of their projects. This paper describes the use of the multiproject chip approach in the teaching of a onesemester course on analog MOS circuit design, offered at M.I.T. during the Fall of 1980, with very encouraging results. The course has evolved from a similar one, taught over the last few years at Columbia University, which included the design project but not the multiproject chip implementation. 
performance, metal-gate processes can also be used.
After the first third of the semester, students were asked to submit a brief proposal outlining the design project they intended to work on. A high-performance operational amplifier was suggested as a possible project by the instructor, and a set of state-of-the-art specifications that had to be met or exceeded was given. Minimization of power consumption was emphasized as one of the most important design goals. Recently designed high-performance operational amplifiers in the industry were claimed to have a power dissipation of only 0.75 mW, so this was set as a specification to be bettered. The students were asked to work in groups of two or more in order to reduce their work load, facilitate supervision, and avoid overloading the computer facilities. All student designs were simulated using the program SPICE. The students were supplied with model parameters, which were derived from the information we had on the process to be used. Some of the student designs will be briefly described below, and representative experimental results or computer simulation results will be quoted. As can be seen in the list given above, the most popular design project was that of a lowpower enhancement-depletion operational amplifier. Five groups have designed such circuits for operation from 5 V power supplies, with power dissipation ranging from 0.4 to 1 mW. Low-frequency gains are between 60 and 74 dB, and unity gain frequencies after frequency compensation are be- amplifier presented to date; the students who designed the circuit have asked us not to present it because they plan to apply for a patent. One group has decided to meet the challenge of using only enhancement devices in their operational amplifier; they came up with the circuit of Fig. 4 , and a simulated performance which is certainly impressive for an all-enhancement design: a power dissipation of 0.93 mW, a low-frequency gain of 61 dB, a unity gain frequency of 420 kHz, and a 1 percent settling time of 2.3 ,us with a 10 pF load. The circuit is more processinsensitive and has much lower distortion than most enhancement-depletion operational amplifiers. The fabricated chip showed a power dissipation of 1.1 mW and gain of 56.6 dB with a unity gain frequency of 512 kHz. The settling time could not be determined properly because of unknown loading of the output by the package and the experimental setup.
Three groups have designed high-speed operational amplifiers. So far, the fabricated chips have not been tested.
The autozeroing operational amplifier's concept is shown in Fig. 5 ; the switches are implemented with MOS transistors. of commutated autozero designs, where at every commutation the signal output must slew from the offset value to the signal value. The fabricated chip has been tested and performs as expected; zero-frequency gain and common-mode rejection were 160 and 110 dB, respectively. Without the nulling scheme operating, two samples tested had offsets of 72 and 4.5 mV; with the nulling scheme activated, these offsets were reduced to 35 and 5 jiV, respectively. The project has recently been described in the technical literature, where more details can be found [15] .
The A/D converter project employs charge redistribution using three capacitors; the analog part of the design is shown in Fig. 6 . It is expected that it will perform an 8 bit conversion in 27 Ms. The ac/dc converter design (Fig. 7) Another project dealt with the design of the switched capacitor biquadratic notch filter shown in Fig. 9 ; the topology is that reported in [12] . This design has been adjusted for minimum capacitance spread and minimum total capacitance. A very good operational amplifier was part of the design; in fact, many of the "non-op-amp" projects actually contained good operational amplifiers. To date, none of the four designs above has been tested.
The digitally programmable analog filter project undertaken by Mangelsdorf and Robinson uses pulse width control to adjust the transfer function coefficients; the value of these coefficients depends only on timing and is independent of element values or even element value ratios for some configurations [13] . The circuit is laid out in such a way that both transversal and recursive filters can be implemented. The design includes many sample-and-hold circuits, which share two operational amplifiers using the technique described in [14] . This chip has performed satisfactorily.
A good example of the extensive analog design involved in realizing digital circuits at the gate level is a dynamic RAM; one of the projects was the design of a one-transistor cell, 1 kbit dynamic RAM including sense amplifiers, a word line driver, and a column decoder. Its density is comparable to that of INTEL 2104. According to the students, one of the most challenging parts was the high-voltage driver, shown in Fig. 10 . This chip has been reported by the students in the Second Caltech Conference on VLSI [16] .
One of the most unconventional projects undertaken was an inductorless, one-chip AM radio receiver using superheterodyne circuitry by Garverick, Haferd, and Iverson. Both the RF input stage and the local oscillator are voltage controlled. The IF stage consists of a cascade of active nonswitched filters. The detector uses a scheme similar to the one described above for the ac/dc converter project. Although the radio circuit did not work as a whole, parts of it did; given the short amount of time in which the project had to be completed, this is still satisfactory. The major problem encountered was lack of gain in the IF amplifier, probably due to severe mismatch of the passive components.
In their layout work, students were careful to conserve chip area; an example of an operational amplifier layout is shown in the micrograph of Fig. 11 . Student time spent on project work was a large part of the total time spent on the course; answers to a questionnaire dis- tributed in class show that the average time spent for the course per week was 15 h. We are looking for ways to decrease this time in future offerings, without subtracting significantly from the value of the course.
IV. CONCLUSIONS A one-semester course on analog MOS design has been taught several times at Columbia University and recently at M..T. The course covers topics from device physics and models to detailed circuit design and layout, and one of its important parts is a state-of-the-art design project in which students put together what they have learned in the lectures. In the last offering of the course (M.I.T.), the emphasis on the project was increased; student designs were implemented as part of a multiproject chip. Results show that many designs are of excellent quality and are innovative; some may be pushing the state of the art. Several designs are of interest to digital designers; in fact, the course has provided the knowledge and technique needed for detailed digital circuit design at the gate level.
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